

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Jox 1450 Algondria, Virignia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/849,126	05/04/2001	Avraham Mualem	042390.P10990	9064
7590 08/22/2006 GROSSMAN TUCKER PERREAULT & PFLEGER PLLC			EXAMINER	
			DINH, MINH	
C/O PortfolioII P O Box 52050			ART UNIT	PAPER NUMBER
Minneapolis, MN 55402			2132	
			DATE MAILED: 08/22/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Comments		09/849,126	MUALEM ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Minh Dinh	2132			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the	correspondence address			
WHI( - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DON'S IN THE MAILING DO	ATE OF THIS COMMUNICATIO 36(a). In no event, however, may a reply be ti vill apply and will expire SIX (6) MONTHS fron cause the application to become ABANDONI	N. mely filed  n the mailing date of this communication. ED (35 U.S.C. § 133).			
Status	,					
1)	Responsive to communication(s) filed on 11 A	ugust 2006				
2a)□	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
٠,۵	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims	n parto quayio, 1000 G.B. 11, 4	0.0.0.210.			
	Claim(s) <u>24-43</u> is/are pending in the application	1				
	4a) Of the above claim(s) is/are withdrawn from consideration.					
	is/are allowed.					
· —						
	Claim(s) <u>24-43</u> is/are rejected.					
8)□	Claim(s) are subject to restriction and/or	r election requirement.				
Applicati	on Papers					
9) The specification is objected to by the Examiner.						
10)🛛	The drawing(s) filed on <u>27 February 2002</u> is/are	e: a)⊠ accepted or b)□ objecte	ed to by the Examiner.			
	Applicant may not request that any objection to the	drawing(s) be held in abeyance. Se	e 37 CFR 1.85(a).			
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority u	ınder 35 U.S.C. § 119					
_	Acknowledgment is made of a claim for foreign ☐ All b) ☐ Some * c) ☐ None of:	priority under 35 U.S.C. § 119(a	)-(d) or (f).			
1. Certified copies of the priority documents have been received.						
	2. Certified copies of the priority documents have been received in Application No					
	3. Copies of the certified copies of the priority documents have been received in this National Stage					
	application from the International Bureau (PCT Rule 17.2(a)).					
* S	see the attached detailed Office action for a list of		hed // he			
		and defining depicts not receive	Till			
			KAMBIZ ZAND PRIMARY EXAMINER			
Attachment	• •					
Notice	e of References Cited (PTO-892)	4) Interview Summary	(PTO-413)			
2)   Notice	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	Paper No(s)/Mail Do				
Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)   Notice of Informal Patent Application (PTO-152)   Paper No(s)/Mail Date   6)  Other:						

Application/Control Number: 09/849,126 Page 2

Art Unit: 2132

#### **DETAILED ACTION**

### Response to Amendment

1. This action is in response to the RCE/amendment filed 08/11/2006. Claims 24, 29, 34 and 39 have been amended.

## Response to Arguments

2. Applicant's arguments filed 08/11/2006 have been fully considered but they are not persuasive. Applicant argues that the disclosure of Anand (6,370,599) is limited to encrypting (encoding) outgoing packets by the sending NIC and fails to disclose decrypting (decoding) incoming traffic (page 7, next to last paragraph). Anand does disclose offloading tasks that are typically performed on network packets such as encryption and decryption to a NIC (network interface card) (col. 3, lines 47-60; col. 7, lines 55-64; col. 11, lines 24-44).

## Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 09/849,126

Art Unit: 2132

4. Claims 24-43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Anand et al (6,370,599) in view of Yoshida (5,928,372).

Regarding claim 39, which are representative of claims 24, 29 and 34, Anand discloses a system comprising: a network adapter being capable of being coupled to an information handling apparatus (IHA) via a bus (fig. 1, elements 53, 21-23), said network adapter comprising an integrated circuit capable of receiving a security association (SA) generated by said IHA (col. 8, lines 21-35; figures 3-4 and corresponding text). Anand also discloses that the network adapter receives the security association associated with a data packet to be encrypted (outgoing packet) or to be decrypted (incoming packet), encrypts or decrypts the data packet accordingly (col. 3, lines 47-60; col. 7, lines 55-64; col. 11, lines 1-6 and 24-44; col. 12, lines 15-19). Anand further discloses that the computer system including the network interface connects to a network infrastructure device (col. 6, line 65 - col. 7, line 6). Anand teaches transferring data from the IHA (i.e., the CPU) to the network adapter; however Anand does not teach verification of data transferred between the CPU and the network adapter, which is a peripheral device. Yoshida teaches data verification in a data transfer system in which a host processor transfers data and a first integrity indicator generated by the host processor to a peripheral device (i.e., the hard disk unit) and the peripheral device generates a second integrity indicator, verifies that the

Application/Control Number: 09/849,126

Art Unit: 2132

Page 4

received data is similar to the data sent by the host processor by comparing said first integrity indicator to said second integrity indicator (col. 1, line 60 – col. 2, line 20; figures 20-21 and corresponding text). Anand and Yoshida are analogous art because they are from a similar problem solving area, which is transferring data from a host processor to a peripheral device. It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the Yoshida's teaching of data verification into the Anand system in order to insure the correctness of the reception data (col. 9, lines 47-54). Accordingly, the IHA generates and sends a first integrity indicator to the integrated circuit, the integrated circuit receives the first integrity indicator, generates a second integrity indicator based on said SA, verifies that said SA received by said integrated circuit is substantially similar to the SA generated by said IHA by comparing said first integrity indicator to said second integrity.

Regarding claims 25-26, 30-31, 35-36 and 40-41, Yoshida further discloses that the data checking integrity method used to generate the first and second integrity indicators is a cyclical redundancy checking computation method, a checksum computation method or a parity checking method (col. 10, lines 55-67).

Application/Control Number: 09/849,126 Page 5

Art Unit: 2132

Regarding claims 27, 32, 37 and 42, Yoshida further discloses that the peripheral device indicates the integrity of the data received to the host processor (figure 21, element 24).

Regarding claims 28, 33, 38 and 43, Yoshida does not explicitly disclose setting an integrity error indicator bit in a memory of the host processor. However, this feature is deemed to be inherent to the Yoshida method as element 24 of figure 21 shows that the peripheral device provides the comparison result signal to the host processor. The Yoshida method would be inoperative if there were no register/memory on the host processor to store the comparison result signal.

#### Conclusion

- 5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
  - U.S. Patent No. 7,089,417 to Wack et al.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Minh Dinh whose telephone number is 571-272-3802. The examiner can normally be reached on Mon-Fri: 10:00am-6:30pm.

Art Unit: 2132

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Gilberto Barron can be reached on 571-272-3799.

The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

KAMBIZ ZAND PRIMARY EXAMINER MD)

Minh Dinh Examiner Art Unit 2132

MD 08/18/06